A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions

Giuseppe Tomasicchio; Guglielmo Lulli; Gaetano Pastore

doi:doi:10.11648/j.ajasr.20180404.11

| Peer-Reviewed

A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions

Giuseppe Tomasicchio, Guglielmo Lulli, Gaetano Pastore

Published in American Journal of Applied Scientific Research (Volume 4, Issue 4)

Received: 10 November 2018 Accepted: 3 December 2018 Published: 7 January 2019

Views: Downloads:

Download PDF

Share This Article

Twitter
Linked In
Facebook

Abstract

The continuous evolution of the air interfaces during the satellite lifetime, the risk of a rapid obsolescence of a payload based on on-board processing capabilities are suggesting more and more the adoption of Reconfigurable Software Radio techniques, which can be exploited to adapt the on-board processor to new waveforms, implementing software defined payload configurations; at this aim the current work proposes a new Hybrid Regenerative and Transparent Digital Processor architecture in order to improve the system flexibility and support dual-use satellite missions for civil and military applications, and finally presents some experimental results achieved in a representative end-to-end testbed demonstrator, integrating the Reconfigurable Hybrid Digital Processor.

Published in	American Journal of Applied Scientific Research (Volume 4, Issue 4)
DOI	10.11648/j.ajasr.20180404.11
Page(s)	41-51
Creative Commons	This is an Open Access article, distributed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/), which permits unrestricted use, distribution and reproduction in any medium or format, provided the original work is properly cited.
Copyright	Copyright © The Author(s), 2019. Published by Science Publishing Group

Keywords

SatCom, Reconfigurable Software Defined, Reconfigurable Hybrid Digital Processor, Dual-Use, OBP

References

[1]	NC3A, AC/322 (SC/6) N (2008) 0015, NATO Network Enabled Capability Feasibility Study Executive Summary, Issue 2
[2]	NC3A, AC/322 (SC/6-WG/1) N (2008) 0006, AC/322 (SC/6) N (2008) 0010, NII Communications Reference Architecture, Issue 1.1
[3]	NC3A, AC/322 (SC/6-WG/2) N (2008) 0005, NATO SATCOM Ground Reference Architecture, Issue 2
[4]	GINS/D023/TPZ/TN/023 GINS Feasibility Study: Final Report, Telespazio, Thales Alenia Space, TNO
[5]	IEEE P1900.1 - Draft Standard Definitions and Concepts for Dynamic Spectrum Access-Terminology Relating to Emerging Wireless Networks, System Functionality, and Spectrum Management
[6]	P. Angeletti, R. De Gaudenzi, M. Lisi, From "Bent Pipes" to "Software Defined Payloads": Evolution and Trends of Satellite Communications Systems, DOI: 10.2514/6.2008-5439, 06/2008.
[7]	T. C. Butash, J. R. Marshall, Leveraging Digital On-Board Processing to Increase Communications Satellite Flexibility and Effective Capacity, 28th AIAA Conference (ICSSC-2010), 9/2010
[8]	A. W. Mast, Reconfigurable Software Defined Payload Architecture That Reduces Cost and Risk for Various Missions, IEEE 978-1-4244-7351-9/11, 2011
[9]	G. Allen, L. Edmonds, C. W. Tseng, G. Swift, and C. Carmichael., “Single-Event Upset (SEU) Results of Embedded Error Detect and Correct Enabled Block Random Access Memory (Block RAM) within the Xilinx XQR5VFX130” 2010 Radiation Effects Data Workshop Record, (http://parts.jpl.nasa.gov/wp-content/uploads/EDACfinal-IEEE-proof.pdf)
[10]	F. Iacomacci, C. Morlet, F. Autelitano, G. C. Cardarilli, M. Re, E. Petrongari, G. Bogo, M. Francescheli, A Software Defined Radio Architecture for a Regenerative On-Board Processor, Proceedings of AHS. 2008.
[11]	G. Tomasicchio, A. Pisano, D. Giancristofaro, “New Satcoms Architectures with Reconfigurable Digital On Board Processing Technologies”, Proceedings of the 2nd ESA Workshop on Advanced Flexible Telecom Payloads, Noordwijk, The Netherlands; 04/2012; ESA.
[12]	G. Lulli, F. Iacomacci, G. Losquadro, G. Tomasicchio, Software Radio for OBP Systems Implementations: Architecture and Technology for a Reconfigurable Platform, 19th Ka and Broadband Communications Conference, 10/2013.
[13]	G. Pastore, G. Losquadro, G. Tomasicchio, G. Belvedere, TCol. L. Mauro, A “Software Defined Payload” for dual use satellite systems, 21th Ka and Broadband Communications Conference, Bologna, Italy, October 2015.
[14]	G. Pastore, G. Losquadro, G. Lulli, G. Tomasicchio, A “Software Defined Payload” for Dual Use Satellite System Architectures”, Presented at 3rd ESA Workshop on Advanced Flexible Telecom Payloads, ESTEC, Noordwijk, The Netherlands, March 2016.
[15]	G. Tomasicchio, G. Pastore, G. Lulli, D. Giancristofaro, C. Moca, Hybrid OBP with DBAC-based Switching Control for Multi-Beam Satellite Systems (Submitted as Thales Alenia Space Italia company). Patent Pending No. registration: PCT/EP2017/058471.

Cite This Article

Plain Text BibTeX RIS

APA Style

Giuseppe Tomasicchio, Guglielmo Lulli, Gaetano Pastore. (2019). A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions. American Journal of Applied Scientific Research, 4(4), 41-51. https://doi.org/10.11648/j.ajasr.20180404.11

Copy | Download

ACS Style

Giuseppe Tomasicchio; Guglielmo Lulli; Gaetano Pastore. A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions. Am. J. Appl. Sci. Res. 2019, 4(4), 41-51. doi: 10.11648/j.ajasr.20180404.11

Copy | Download

AMA Style

Giuseppe Tomasicchio, Guglielmo Lulli, Gaetano Pastore. A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions. Am J Appl Sci Res. 2019;4(4):41-51. doi: 10.11648/j.ajasr.20180404.11

Copy | Download

@article{10.11648/j.ajasr.20180404.11,
  author = {Giuseppe Tomasicchio and Guglielmo Lulli and Gaetano Pastore},
  title = {A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions},
  journal = {American Journal of Applied Scientific Research},
  volume = {4},
  number = {4},
  pages = {41-51},
  doi = {10.11648/j.ajasr.20180404.11},
  url = {https://doi.org/10.11648/j.ajasr.20180404.11},
  eprint = {https://article.sciencepublishinggroup.com/pdf/10.11648.j.ajasr.20180404.11},
  abstract = {The continuous evolution of the air interfaces during the satellite lifetime, the risk of a rapid obsolescence of a payload based on on-board processing capabilities are suggesting more and more the adoption of Reconfigurable Software Radio techniques, which can be exploited to adapt the on-board processor to new waveforms, implementing software defined payload configurations; at this aim the current work proposes a new Hybrid Regenerative and Transparent Digital Processor architecture in order to improve the system flexibility and support dual-use satellite missions for civil and military applications, and finally presents some experimental results achieved in a representative end-to-end testbed demonstrator, integrating the Reconfigurable Hybrid Digital Processor.},
 year = {2019}
}

Copy | Download

TY  - JOUR
T1  - A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions
AU  - Giuseppe Tomasicchio
AU  - Guglielmo Lulli
AU  - Gaetano Pastore
Y1  - 2019/01/07
PY  - 2019
N1  - https://doi.org/10.11648/j.ajasr.20180404.11
DO  - 10.11648/j.ajasr.20180404.11
T2  - American Journal of Applied Scientific Research
JF  - American Journal of Applied Scientific Research
JO  - American Journal of Applied Scientific Research
SP  - 41
EP  - 51
PB  - Science Publishing Group
SN  - 2471-9730
UR  - https://doi.org/10.11648/j.ajasr.20180404.11
AB  - The continuous evolution of the air interfaces during the satellite lifetime, the risk of a rapid obsolescence of a payload based on on-board processing capabilities are suggesting more and more the adoption of Reconfigurable Software Radio techniques, which can be exploited to adapt the on-board processor to new waveforms, implementing software defined payload configurations; at this aim the current work proposes a new Hybrid Regenerative and Transparent Digital Processor architecture in order to improve the system flexibility and support dual-use satellite missions for civil and military applications, and finally presents some experimental results achieved in a representative end-to-end testbed demonstrator, integrating the Reconfigurable Hybrid Digital Processor.
VL  - 4
IS  - 4
ER  -

Copy | Download

Author Information

Giuseppe Tomasicchio

Domain Observation and Navigation Italy, Thales Alenia Space Italia, Rome, Italy
Guglielmo Lulli

Domain Observation and Navigation Italy, Thales Alenia Space Italia, Rome, Italy
Gaetano Pastore

Domain Observation and Navigation Italy, Thales Alenia Space Italia, Rome, Italy

Download PDF

Sections

Plain Text BibTeX RIS

APA Style

Giuseppe Tomasicchio, Guglielmo Lulli, Gaetano Pastore. (2019). A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions. American Journal of Applied Scientific Research, 4(4), 41-51. https://doi.org/10.11648/j.ajasr.20180404.11

Copy | Download

ACS Style

Giuseppe Tomasicchio; Guglielmo Lulli; Gaetano Pastore. A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions. Am. J. Appl. Sci. Res. 2019, 4(4), 41-51. doi: 10.11648/j.ajasr.20180404.11

Copy | Download

AMA Style

Giuseppe Tomasicchio, Guglielmo Lulli, Gaetano Pastore. A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions. Am J Appl Sci Res. 2019;4(4):41-51. doi: 10.11648/j.ajasr.20180404.11

Copy | Download

@article{10.11648/j.ajasr.20180404.11,
  author = {Giuseppe Tomasicchio and Guglielmo Lulli and Gaetano Pastore},
  title = {A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions},
  journal = {American Journal of Applied Scientific Research},
  volume = {4},
  number = {4},
  pages = {41-51},
  doi = {10.11648/j.ajasr.20180404.11},
  url = {https://doi.org/10.11648/j.ajasr.20180404.11},
  eprint = {https://article.sciencepublishinggroup.com/pdf/10.11648.j.ajasr.20180404.11},
  abstract = {The continuous evolution of the air interfaces during the satellite lifetime, the risk of a rapid obsolescence of a payload based on on-board processing capabilities are suggesting more and more the adoption of Reconfigurable Software Radio techniques, which can be exploited to adapt the on-board processor to new waveforms, implementing software defined payload configurations; at this aim the current work proposes a new Hybrid Regenerative and Transparent Digital Processor architecture in order to improve the system flexibility and support dual-use satellite missions for civil and military applications, and finally presents some experimental results achieved in a representative end-to-end testbed demonstrator, integrating the Reconfigurable Hybrid Digital Processor.},
 year = {2019}
}

Copy | Download

TY  - JOUR
T1  - A Reconfigurable Hybrid Digital Processor for Dual Use Advanced Satellite Communication Missions
AU  - Giuseppe Tomasicchio
AU  - Guglielmo Lulli
AU  - Gaetano Pastore
Y1  - 2019/01/07
PY  - 2019
N1  - https://doi.org/10.11648/j.ajasr.20180404.11
DO  - 10.11648/j.ajasr.20180404.11
T2  - American Journal of Applied Scientific Research
JF  - American Journal of Applied Scientific Research
JO  - American Journal of Applied Scientific Research
SP  - 41
EP  - 51
PB  - Science Publishing Group
SN  - 2471-9730
UR  - https://doi.org/10.11648/j.ajasr.20180404.11
AB  - The continuous evolution of the air interfaces during the satellite lifetime, the risk of a rapid obsolescence of a payload based on on-board processing capabilities are suggesting more and more the adoption of Reconfigurable Software Radio techniques, which can be exploited to adapt the on-board processor to new waveforms, implementing software defined payload configurations; at this aim the current work proposes a new Hybrid Regenerative and Transparent Digital Processor architecture in order to improve the system flexibility and support dual-use satellite missions for civil and military applications, and finally presents some experimental results achieved in a representative end-to-end testbed demonstrator, integrating the Reconfigurable Hybrid Digital Processor.
VL  - 4
IS  - 4
ER  -

Copy | Download